

swDNN: A Library for Accelerating Deep Learning Applications on Sunway TaihuLight Supercomputer

Jiarui Fang*†, Haohuan Fu* †, Wenlai Zhao*†, Bingwei Chen*†,

Weijie Zheng*†, Guangwen Yang*†

Tsinghua University*National Supercomputing Center in Wuxi

2017. 05. 31@Orlando IPDPS17

Deep Leaning from a Big Picture





Deep Leaning vs Traditional Machine Learning

23



What is Deep Leaning good at?



IMAGENET Accuracy Rate







Deep Learning driven by scale





Deep Learning driven by scale

- Large Models Parameters and Data (Memory Space)
- More Float Point Operations (Computing Power)





High Performance Deep Learning

Big data + Deep learning + High performance computing = Intelligence

GTC'14: Deep Learning Meets Heterogeneous Computing

Pioneers adopting hpc for deep learning



Dr. Andrew Ng, Chief Scientist, Baidu

"Investments in computer systems — and I think the bleeding-edge of AI, and deep learning specifically, is shifting to HPC — can cut down the time to run an experiment from a week to a day and sometimes even faster."



High Performance Deep Learning

Big Sur : Facebook's Supercomputer for Deep learning 40Pflops (single-precision)



http://www.theverge.com/



Towards High Performance Deep Learning

• Scale up: leveraging hardware power inside a single machine



• Scale out: using multiple machines/nodes in a large cluster to increase the available computing power





Towards High Performance Deep Learning

• Scale up: leveraging hardware power inside a single machine .



• Scale out: using multiple machines/nodes in a large cluster to increase the available computing power





The Sunway TaihuLight Supercomputer



SW26010 Many-core 8X processor





Computing Plugin

8x



Super Node



SuperComputer

Perk Performance LINPACK Performance Performance per Watt Clock frequency of CPU Peak Performance of a CPU Total capacity : 125 PFLOPS

: 93 PFLOPS

: 6.05 GFLOPS/W

: 1.45GHz

: 3.06 TFLOPS

: 1024TB

Total Bandwidth 4473.16TB ٠ **Network Link bandwidth** 14GB/S • **Network Bisection bandwidth** 56TB/S : 20PB Storage : Total I/O bandwidth 288GB/s : **LINPACK Power** 12.5MW ٠

160x



Architecture of SW26010



	Execution Pipelines	SIMD width	Clock	Data-Cache Pre CPE	Memory Bandwidth	
CPE	2	256bit	1.45GHz	64KB LDM		
MPE	2	256bit	1.45GHz	256KB L2 + 32KB L1	130 GB/S	



swDNN : A Library for Deep Learning

- SW swDNN provides highly tuned implementations for standard routines for neuron layers of Deep Neural Networks
 - BLAS (can accelerate most of layers)
 - *Convolutional Layer (occupy over 90% time in CNN)



Convolutional Layers







swDNN : A Library for Deep Learning

- SW swDNN provides highly tuned implementations for standard routines for neuron layers of Deep Neural Networks
 - BLAS (can accelerate most of layers)
 - *Convolutional Layer (occupy 80%~90% time in CNN)
- Challenges for parallel convolutional layer design on SW26010
 - The relatively low memory bandwidth.
 - The DDR3 memory interface provides a peak bandwidth of 144GB/s (36 GB/s per CG). While the NVIDIA K80 GPU provides a bandwidth of 480 GB/s.
 - The algorithm of Convolutional Layer involves all-to-all connections between inputs, filter kernels, and outputs.
 - SW26010, the CPEs do not have a shared buffer for such frequent data communications. While in NVIDIA K80, L1 cache can be shared in SPs in the same SMX and L2 cache can be shared by all SPs.



A Performance Model for SW26010



Measured Bandwidth (MBW)



LDM-related optimizations

- LDM blocking : loop splitting and loop scheduling
 - To decrease $RBW_{MEM \rightarrow LDM}$, we should reuse the data fetched by DMA operations as much as possible.
 - To increase $MBW_{MEM \rightarrow LDM}$, we should increase leading dimensions of data accessed by DMA.

Size(Byte)	Get	Put	Size(Byte)	Get	Put
32	4.31	2.56	512	27.42	30.34
64	9.00	9.20	576	25.96	28.91
128	17.25	18.83	640	29.05	32.00
192	17.94	19.82	1024	29.79	33.44
256	22.44	25.80	2048	31.32	35.19
384	22.88	24.67	4096	32.05	36.01

Table I. Measured DMA Bandwidths (GBps) of 1 CG is affected by the the size of continuous memory access blocks of one CPE



LDM-related optimizations

	blocking dimensions	leading Dim. of DMA			
Input data	C _o , B, N _i	$b_{C_o} \times b_B$	4		
Filter kernels	N_i , N_o	N_i	Ì		
Output data	C_o, B, N_o	$b_{C_o} \times b_B$	7		
Inner Data AccessInput elements $N_i \times bCo \times b_B$ Filter elements $N_i \times N_o$					

 $2N_i \times N_o \times bCo \times b_B$ flop

Algorithm 1 Image Size Aware Version

ng Dim.
DMA
1: for
$$b_{BStart} = 0: b_B: B$$
 do
2: for $Ro_{Start} = 0: Ro$ do
3: for $Co_{Start} = 0: K_r$ do
4: for $cKr = 0: K_r$ do
6: DMA get $D_i \leftarrow N_i \times b_B$ channels input images $(Co_{Start} + K_r)$
 N_i
 $o \times b_B$
7: DMA get $W \leftarrow N_i \times N_o$ channels filter kernels (cKc, cKr)
start at b_{BStart}
8: $D_o + = D_i \times W$
9: end for
10: end for
11: DMA put $b_B \times N_o$ channels output images $(Co_{Start} + cKc, cKr)$
12: end for
13: end for
14: end for
14: end for
RBW_{Mem → LDM} = $\frac{(N_o + b_{C_o} b_B)DataSize}{\frac{2b_{C_o} b_B N_o}{perf no loss}} = \alpha \left(\frac{1}{b_{C_o} b_B} + \frac{1}{N_o}\right)$



LDM-related optimizations

	Blocking dimensions	Leading Dim. of DMA		
Input data	В, N _i	В		
Filter kernels	N_i , N_o	N _i		
Output data	C_o, B, N_o	В		

Inner Data Access					
Input elements	$N_i \times B$				
Filter elements	$N_i \times N_o$				

Amount of Calculation $2N_i \times N_o \times B$ flop

1: for $Co_{start} = 0 : b_{C_0} : C_0 - 1$ do for $cR_o = 0 : R_o - 1$ do for $cK_r = 0 : K_r - 1$ do $cR_i = cR_o + cK_r$ for $cC_i = Co_{start} : Co_{start} + b_{C_o} + K_c - 1$ do DMA get $D_i \leftarrow N_i \times B$ channels of input images (cC_i, cR_i) for $cKc = 0 : K_c - 1$ do $\times K_c$ DMA get $W \leftarrow N_i \times N_o$ channels of filter kernels $(:,cK_r)_{cC_o}^{\overline{(cK_c, cK_r)}} = cC_i - cK_c$ if $cC_o >= Co_{start}$ and $cC_o < Co_{start} + K_c$ then 10: $D_o(cC_o) + = W * D_i$ 11: 12: end if 13: end for 14: end for 15: end for 16: DMA put $N_i \times B$ channels of output images $(Co_{start} : Co_{start} +$ $b_{Co}, cR_o) \leftarrow D_o$ 17: end for 18: end for $RBW_{Mem \to LDM} = \frac{(B + N_o)DataSize}{2BN_o} = \alpha \left(\frac{1}{N_o} + \frac{1}{B}\right)$

perf no loss

Algorithm 2 Batch Size Aware Version

2:

3:

4:

5:

6:

7:

8:

9:



Register-Related Optimization

- Coordinate GEMM (General Matrix Matrix Multiplication) operation on 64 CPEs
 - How to distributed the data fetched from main memory onto LDM of 64 CPEs?
 - How to share data between 64 CPEs when computing?
 - How to enable $RBW_{LDM \rightarrow REG} < 46.4$ GB/s?
- Solution
 - Register Communication
 - Register Blocking + Vectorization



Register-Related Optimization – Register Communication

• Data Layout

 Divide matrices structure in LDM along row and column into 8 parts respectively .i.e., each CPE maintains 1/8×1/8 data.

Data Sharing with Register Communications*

- enables P2P/broadcast 256-bit data communications at the register level
- each CPE can communication with other CPEs in the same row and column
- follows an anonymous *producer-consumer* pattern with FIFO sending/receiving buffers with a latency of 10 or 11 cycles.

A 4x4 CPE mesh demo $D_o = D_i \times W$





Do

W



Time 3



* Zhigeng Xu, at el. Benchmarking SW26010 Many-core Processor



Block filters data in column and input data in row, Update a submatrix of output data



block next filters data and input data registers, Update the same output data



Finish updating the a block of output data, store it into LDM



Begin update next block of output data









Computing-Unit-Related Optimization

Principles :

• Reduce Read After Write (RAW) Hazard :

postpone issuing of dependent instructions

• Increase Instruction Level Parallelism:

pairing loads/stores with flops to maximize dual-issue

EE = 16/26 = **61.5%**

InLoop:

1 vldr(getr) A[0], ptrA,0 2 vldr(getr) A[1], ptrA,4 3 vldr(getr) A[2], ptrA, 8 4 add ptrA, offsetA, ptrA vldr(getr) A[3],ptrA,12 5 vlddec(getc) B[0],ptrB,0 6 vlddec(getc) B[1],ptrB,4 7 vlddec(getc) B[2],ptrB,8 8 add ptrB, offsetB, ptrB vlddec(getc) B[3],ptrB,12 **9** vfmadd A[0], B[0], C[0] **10 vfmadd** A[1], B[0], C[1] **11 vfmadd** A[2], B[0], C[2] **12 vfmadd** A[3], B[0], C[3] **13 vfmadd** A[0], B[1], C[4] **14 vfmadd** A[1], B[1], C[5] **15 vfmadd** A[2], B[1], C[6] **16 vfmadd** A[3], B[1], C[7] **17 vfmadd** A[0], B[2], C[8] **18 vfmadd** A[1], B[2], C[9] **19 vfmadd** A[2], B[2], C[10] 20 vfmadd A[3], B[2], C[11] **21 vfmadd** A[0], B[3], C[12] **22 vfmadd** A[1], B[3], C[13] 23 vfmadd A[2], B[3], C[14] **cmp** cNi, (*Ni*/8-1) **24 vfmadd** A[3], B[3], C[15] add cNi, 1, cNi 25 cmp cNi, Ni 26 bne InLoop

E	<i>:E</i> = 16/17 = 94.1%
In	Loop:
1	vfmadd A[0], B[0], C[0]
	<pre>viddec(getc) B[1],ptrB,4</pre>
2	vtmadd A[1], B[0], C[1]
_	<pre>vlddec(getc) B[2],ptrB,8</pre>
3	vfmadd A[2], B[0], C[2]
Δ	vfmadd ([2] B[0] ([2]
4	add ntrB offsetB ntrB
<u> </u>	
5	add cNi, 1, cNi
6	vfmadd A[1], B[1], C[5]
	cmp cNi, (<i>Ni/8</i> -1)
7	vfmadd A[2], B[1], C[6]
0	vfmodd A[2] D[1] C[7]
0	VTINAUU ALSI, DLIJ, CL/J
8 9	vfmadd A[0], B[2], C[8]
。 9 10	vfmadd A[9], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9]
8 9 10 11	vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10]
8 9 10 11 12	vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11]
8 9 10 11 12	vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vlddec(getc) B[0], ptrB,0
8 9 10 11 12 13	vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vlddec(getc) B[0],ptrB,0 vfmadd A[0], B[3], C[12]
8 9 10 11 12 13	<pre>vfmadd A[5], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vldec(getc) B[0], ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0], ptrA,0</pre>
9 10 11 12 13	vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vlddec(getc) B[0],ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0],ptrA,0 vfmadd A[1], B[3], C[13]
9 10 11 12 13 14	<pre>vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vldec(getc) B[0],ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0],ptrA,0 vfmadd A[1], B[3], C[13] vldr(getr) A[1],ptrA,4 vfmadd A[2] B[3], C[14]</pre>
9 10 11 12 13 14 15	<pre>vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vldec(getc) B[0], ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0], ptrA,0 vfmadd A[1], B[3], C[13] vldr(getr) A[1], ptrA,4 vfmadd A[2], B[3], C[14] vldr(getr) A[2], ptrA 8</pre>
9 10 11 12 13 14 15	<pre>vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vldec(getc) B[0], ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0], ptrA,0 vfmadd A[1], B[3], C[13] vldr(getr) A[1], ptrA,4 vfmadd A[2], B[3], C[14] vldr(getr) A[2], ptrA,8 vfmadd A[3] B[3], C[15]</pre>
9 10 11 12 13 14 15 16	<pre>vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vldec(getc) B[0],ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0],ptrA,0 vfmadd A[1], B[3], C[13] vldr(getr) A[1],ptrA,4 vfmadd A[2], B[3], C[14] vldr(getr) A[2],ptrA,8 vfmadd A[3], B[3], C[15] vldr(getr) A[3],ptrA,12</pre>
9 10 11 12 13 14 15 16 17	<pre>vfmadd A[3], B[1], C[7] vfmadd A[0], B[2], C[8] vfmadd A[1], B[2], C[9] vfmadd A[2], B[2], C[10] vfmadd A[3], B[2], C[11] vldec(getc) B[0],ptrB,0 vfmadd A[0], B[3], C[12] vldr(getr) A[0],ptrA,0 vfmadd A[1], B[3], C[13] vldr(getr) A[1],ptrA,4 vfmadd A[2], B[3], C[14] vldr(getr) A[2],ptrA,8 vfmadd A[3], B[3], C[15] vldr(getr) A[3],ptrA,12 add ptrA, offsetA, ptrA</pre>



Performance Evaluation of Convolutional Layers

Convolution performance is around 1.6 Tflops in double-precision floating-point



swdnn cudnnv5

Different input and output channels Tests

Double-precision performance results of our convolution kernels with different (Ni,No) ranging from (64,64) to (384, 384), compared with the K40m GPU results with cuDNNv5. (B = 128, output image = 64×64 , filter = 3×3)



Performance Evaluation of Convolutional Layers

Convolution performance is around 1.6 Tflops in double-precision floating-point



swdnn cudnnv5

Different filter kernel sizes Tests

Double-precision performance results of our convolution kernels with different (Kr, Kc) ranging from (3, 3) to (21, 21) and Ni ranging rom 128 to 384, , compared with the K40m GPU results with cuDNNv5. (B = 128, output image = 64×64)



Performance Evaluation of Convolutional Layers

- Speedup ranging from 1.91x to 9.75x compared with cuDNNv5.1 on NVIDIA Tesla K40 with double-precision floating-point.
- Performance is insensitive to parameter configurations more stable than cuDNN.
- swDNN is about **54%** of the peak performance, while cuDNN is around **40%**.



Revisiting the Performance Model for SW26010





Evaluation of our Performance Model

Plan	K _c	b _B	b _{Co}	Ni	No	RBW	MBW	modeled	measured
img	3	32	16	128	128	29.0	21.9	368	350
img	3	32	8	128	256	23.2	18.2	397	375
batch	3	-	-	256	256	27.1	21.2	422	410
batch	3	-	-	128	384	25.7	21.2	407	392













Thank you for your listening

swDNN: A Library for Accelerating Deep Learning Applications on Sunway TaihuLight Supercomputer

Jiarui Fang*†, Haohuan Fu* †, Wenlai Zhao*†, Bingwei Chen*†,

Weijie Zheng*†, Guangwen Yang*†

+Tsinghua University*National Supercomputing Center in Wuxi